"A 27% Active and 85% Standby Power Reduction in Dual-Power-Supply SRAM ..."

Fumihiko Tachibana et al. (2014)

> Home

Details and statistics

DOI: 10.1109/JSSC.2013.2280312

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TachibanaHTSKKSNSYU14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TachibanaHTSKKSNSYU14
Fumihiko Tachibana, Osamu Hirabayashi, Yasuhisa Takeyama, Miyako Shizuno, Atsushi Kawasumi, Keiichi Kushida, Azuma Suzuki, Yusuke Niki, Shinichi Sasaki, Tomoaki Yabe, Yasuo Unekawa:
A 27% Active and 85% Standby Power Reduction in Dual-Power-Supply SRAM Using BL Power Calculator and Digitally Controllable Retention Circuit. IEEE J. Solid State Circuits 49(1): 118-126 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.