"A 500 MHz, 32 bit, 0.4 μm CMOS RISC processor."

Kazumasa Suzuki et al. (1994)

> Home

Details and statistics

DOI: 10.1109/4.340419

access: closed

type: Journal Article

metadata version: 2023-05-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SuzukiYNINIHGIKAOOYY94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SuzukiYNINIHGIKAOOYY94
Kazumasa Suzuki, Masakazu Yamashina, Takashi Nakayama, Masanori Izumikawa, Masahiro Nomura, Hiroyuki Igura, Hideki Heiuchi, Junichi Goto, Toshiaki Inoue, Youichi Koseki, Hitoshi Abiko, Kazuhiro Okabe, Atsuki Ono, Youich Yano, Hachiro Yamada:
A 500 MHz, 32 bit, 0.4 μm CMOS RISC processor. IEEE J. Solid State Circuits 29(12): 1464-1473 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.