"A 32-Mb chain FeRAM with segment/stitch array architecture."

Shinichiro Shiratake et al. (2003)

> Home

Details and statistics

DOI: 10.1109/JSSC.2003.818161

access: closed

type: Journal Article

metadata version: 2022-04-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ShiratakeMTOKHO03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ShiratakeMTOKHO03
Shinichiro Shiratake, Tadashi Miyakawa, Yoshiaki Takeuchi, Ryu Ogiwara, Masahiro Kamoshida, Katsuhiko Hoya, Kohei Oikawa, Tohru Ozaki, Iwao Kunishima, Koji Yamakawa, Shigeki Sugimoto, Daisaburo Takashima, Hans-Oliver Joachim, Norbert Rehm, Joerg Wohlfahrt, Nicolas Nagel, Gerhard Beitel, Michael Jacob, Thomas Roehr:
A 32-Mb chain FeRAM with segment/stitch array architecture. IEEE J. Solid State Circuits 38(11): 1911-1919 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.