"A high-speed low-power JFET pull-down ECL circuit."

Hyun J. Shin, Pong-Fei Lu, Ching-Te Chuang (1991)

> Home

Details and statistics

DOI: 10.1109/4.75075

access: closed

type: Journal Article

metadata version: 2025-02-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ShinLC91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ShinLC91
Hyun J. Shin, Pong-Fei Lu, Ching-Te Chuang:
A high-speed low-power JFET pull-down ECL circuit. IEEE J. Solid State Circuits 26(4): 679-683 (1991)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.