"A 6.75 ns 16*16 bit multiplier in single-level-metal CMOS technology."

Ramautar Sharma et al. (1989)

> Home

Details and statistics

DOI: 10.1109/4.34072

access: closed

type: Journal Article

metadata version: 2024-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SharmaLMHAS89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SharmaLMHAS89
Ramautar Sharma, Alexander D. Lopez, John A. Michejda, Steven J. Hillenius, John M. Andrews, Arnold J. Studwell:
A 6.75 ns 16*16 bit multiplier in single-level-metal CMOS technology. IEEE J. Solid State Circuits 24(4): 922-927 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.