"Quaternary logic circuits in 2- mu m CMOS technology."

Naresh R. Shanbhag et al. (1990)

> Home

Details and statistics

DOI: 10.1109/4.102677

access: closed

type: Journal Article

metadata version: 2025-01-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ShanbhagNSV90
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ShanbhagNSV90
Naresh R. Shanbhag, Dipankar Nagchoudhuri, Raymond E. Siferd, Gangaikondan S. Visweswaran:
Quaternary logic circuits in 2- mu m CMOS technology. IEEE J. Solid State Circuits 25(3): 790-799 (1990)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.