"A Bi-Directional, Zero-Latency Adaptive Clocking Circuit in a 28-nm Wide ..."

Weiwei Shan et al. (2020)

> Home

Details and statistics

DOI: 10.1109/JSSC.2019.2959494

access: open

type: Journal Article

metadata version: 2023-07-27

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jssc/ShanDWLSSY20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ShanDWLSSY20
Weiwei Shan, Wentao Dai, Liang Wan, Minyi Lu, Longxing Shi, Mingoo Seok, Jun Yang:
A Bi-Directional, Zero-Latency Adaptive Clocking Circuit in a 28-nm Wide AVFS System. IEEE J. Solid State Circuits 55(3): 826-836 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.