"A fully integrated 40-Gb/s clock and data recovery IC with 1: 4 DEMUX in ..."

Mario Reinhold et al. (2001)

> Home

Details and statistics

DOI: 10.1109/4.972144

access: closed

type: Journal Article

metadata version: 2022-04-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ReinholdDRPMKBL01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ReinholdDRPMKBL01
Mario Reinhold, Claus Dorschky, Eduard Rose, Rajasekhar Pullela, Peter Mayer, Frank Kunz, Yves Baeyens, Thomas Link, John Paul Mattia:
A fully integrated 40-Gb/s clock and data recovery IC with 1: 4 DEMUX in SiGe technology. IEEE J. Solid State Circuits 36(12): 1937-1945 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.