"Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality With ..."

Arpan Suravi Prasad et al. (2024)

> Home

Details and statistics

DOI: 10.1109/JSSC.2024.3385987

access: closed

type: Journal Article

metadata version: 2024-10-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/PrasadSCRMEGLSWSB24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/PrasadSCRMEGLSWSB24
Arpan Suravi Prasad, Moritz Scherer, Francesco Conti, Davide Rossi, Alfio Di Mauro, Manuel Eggimann, Jorge Tomás Gómez, Ziyun Li, Syed Shakib Sarwar, Zhao Wang, Barbara De Salvo, Luca Benini:
Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality With At-MRAM Neural Engine. IEEE J. Solid State Circuits 59(7): 2055-2069 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.