"A 4.4 ns CMOS 54⨉54-b multiplier using pass-transistor multiplexer."

Norio Ohkubo et al. (1995)

> Home

Details and statistics

DOI: 10.1109/4.364439

access: closed

type: Journal Article

metadata version: 2023-05-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/OhkuboSSYSSN95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/OhkuboSSYSSN95
Norio Ohkubo, Makoto Suzuki, Toshinobu Shinbo, Toshiaki Yamanaka, Akihiro Shimizu, Katsuro Sasaki, Yoshinobu Nakagome:
A 4.4 ns CMOS 54⨉54-b multiplier using pass-transistor multiplexer. IEEE J. Solid State Circuits 30(3): 251-257 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.