"Highly Reliable Reference Bitline Bias Designs for 64 Mb and 128 Mb Chain ..."

Ryu Ogiwara et al. (2015)

> Home

Details and statistics

DOI: 10.1109/JSSC.2015.2405932

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/OgiwaraTDSTS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/OgiwaraTDSTS15
Ryu Ogiwara, Daisaburo Takashima, Sumiko M. Doumae, Shinichiro Shiratake, Ryosuke Takizawa, Hidehiro Shiga:
Highly Reliable Reference Bitline Bias Designs for 64 Mb and 128 Mb Chain FeRAMs. IEEE J. Solid State Circuits 50(5): 1324-1331 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.