"Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range ..."

Ilya I. Novof et al. (1995)

> Home

Details and statistics

DOI: 10.1109/4.475714

access: closed

type: Journal Article

metadata version: 2023-05-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NovofAKSW95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NovofAKSW95
Ilya I. Novof, John Austin, Ram Kelkar, Don Strayer, Steve Wyatt:
Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and ∓50 ps jitter. IEEE J. Solid State Circuits 30(11): 1259-1266 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.