"Modeling, design and characterization of a new low-jitter analog dual ..."

Roberto Nonis et al. (2005)

> Home

Details and statistics

DOI: 10.1109/JSSC.2005.848037

access: closed

type: Journal Article

metadata version: 2022-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NonisDPS05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NonisDPS05
Roberto Nonis, Nicola Da Dalt, Pierpaolo Palestri, Luca Selmi:
Modeling, design and characterization of a new low-jitter analog dual tuning LC-VCO PLL architecture. IEEE J. Solid State Circuits 40(6): 1303-1309 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.