"A 144-Mb, eight-level NAND flash memory with optimized pulsewidth programming."

Hiromi Nobukata et al. (2000)

> Home

Details and statistics

DOI: 10.1109/4.841491

access: closed

type: Journal Article

metadata version: 2022-04-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NobukataTHOMKHS00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NobukataTHOMKHS00
Hiromi Nobukata, Shunsuke Takagi, Keizo Hiraga, Takeshi Ohgishi, Masaru Miyashita, Kazuto Kamimura, Shinji Hiramatsu, Kiyohisa Sakai, Takahiro Ishida, Hideki Arakawa, Masahiko Itoh, Ihachi Naiki, Masanori Noda:
A 144-Mb, eight-level NAND flash memory with optimized pulsewidth programming. IEEE J. Solid State Circuits 35(5): 682-690 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.