"A Digitized Replica Bitline Delay Technique for Random-Variation-Tolerant ..."

Yusuke Niki et al. (2011)

> Home

Details and statistics

DOI: 10.1109/JSSC.2011.2164294

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NikiKSTHKTFY11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NikiKSTHKTFY11
Yusuke Niki, Atsushi Kawasumi, Azuma Suzuki, Yasuhisa Takeyama, Osamu Hirabayashi, Keiichi Kushida, Fumihiko Tachibana, Yuki Fujimura, Tomoaki Yabe:
A Digitized Replica Bitline Delay Technique for Random-Variation-Tolerant Timing Generation of SRAM Sense Amplifiers. IEEE J. Solid State Circuits 46(11): 2545-2551 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.