"CMOS Circuits to Measure Timing Jitter Using a Self-Referenced Clock and a ..."

Kiichi Niitsu et al. (2012)

> Home

Details and statistics

DOI: 10.1109/JSSC.2012.2211655

access: closed

type: Journal Article

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NiitsuSHYK12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NiitsuSHYK12
Kiichi Niitsu, Masato Sakurai, Naohiro Harigai, Takahiro J. Yamaguchi, Haruo Kobayashi:
CMOS Circuits to Measure Timing Jitter Using a Self-Referenced Clock and a Cascaded Time Difference Amplifier With Duty-Cycle Compensation. IEEE J. Solid State Circuits 47(11): 2701-2710 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.