"A 12.5-GHz Fractional-N Type-I Sampling PLL Achieving 58-fs Integrated Jitter."

Mario Mercandelli et al. (2022)

> Home

Details and statistics

DOI: 10.1109/JSSC.2021.3123827

access: closed

type: Journal Article

metadata version: 2022-02-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/MercandelliSPBC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/MercandelliSPBC22
Mario Mercandelli, Alessio Santiccioli, Angelo Parisi, Luca Bertulessi, Dmytro Cherniak, Andrea L. Lacaita, Carlo Samori, Salvatore Levantino:
A 12.5-GHz Fractional-N Type-I Sampling PLL Achieving 58-fs Integrated Jitter. IEEE J. Solid State Circuits 57(2): 505-517 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.