"An 8-ns 1-Mbit ECL BiCMOS SRAM with double-latch ECL-to-CMOS-level converters."

Masataka Matsui et al. (1989)

> Home

Details and statistics

DOI: 10.1109/JSSC.1989.572585

access: closed

type: Journal Article

metadata version: 2024-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/MatsuiMUMSUSMO89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/MatsuiMUMSUSMO89
Masataka Matsui, Hiroshi Momose, Yukihiro Urakawa, Takeo Maeda, Azuma Suzuki, Nobuaki Urakawa, Katsuhiko Sato, Jun'ichi Matsunaga, Kiyofumi Ochii:
An 8-ns 1-Mbit ECL BiCMOS SRAM with double-latch ECL-to-CMOS-level converters. IEEE J. Solid State Circuits 24(5): 1226-1232 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.