"Correction to "A 70 dB DR 10 b 0-to-80 MS/s Current-Integrating SAR ADC ..."

Badr Malki et al. (2015)

> Home

Details and statistics

DOI: 10.1109/JSSC.2014.2388331

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/MalkiYVWC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/MalkiYVWC15
Badr Malki, Takaya Yamamoto, Bob Verbruggen, Piet Wambacq, Jan Craninckx:
Correction to "A 70 dB DR 10 b 0-to-80 MS/s Current-Integrating SAR ADC With Adaptive Dynamic Range". IEEE J. Solid State Circuits 50(2): 619 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.