"A 22-ns 1-Mbit CMOS high-speed DRAM with address multiplexing."

Nicky Chau-Chun Lu et al. (1989)

> Home

Details and statistics

DOI: 10.1109/JSSC.1989.572579

access: closed

type: Journal Article

metadata version: 2024-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LuBKSHDKKNFWNPRSSIY89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LuBKSHDKKNFWNPRSSIY89
Nicky Chau-Chun Lu, Gary B. Bronner, Koji Kitamura, Roy E. Scheuerlein, Walter H. Henkels, Sang H. Dhong, Yasunao Katayama, Toshiaki Kirihata, Hideto Niijima, Robert L. Franch, Wei Wang, Motoo Nishiwaki, Frank L. Pesavento, T. V. Rajeevakumar, Yoshinori Sakaue, Yasusuke Suzuki, Yasunori Iguchi, Eiji Yano:
A 22-ns 1-Mbit CMOS high-speed DRAM with address multiplexing. IEEE J. Solid State Circuits 24(5): 1198-1205 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.