"A PVT Tolerant 10 to 500 MHz All-Digital Phase-Locked Loop With Coupled ..."

Wei Liu et al. (2010)

> Home

Details and statistics

DOI: 10.1109/JSSC.2009.2038127

access: closed

type: Journal Article

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LiuLRLZW10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LiuLRLZW10
Wei Liu, Wei (Ruth) Li, Peng Ren, Chinglong Lin, Shengdong Zhang, Yangyuan Wang:
A PVT Tolerant 10 to 500 MHz All-Digital Phase-Locked Loop With Coupled TDC and DCO. IEEE J. Solid State Circuits 45(2): 314-321 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.