"A 12-bit, 45-MS/s, 3-mW Redundant Successive-Approximation-Register ..."

Wenbo Liu, Pingli Huang, Yun Chiu (2011)

> Home

Details and statistics

DOI: 10.1109/JSSC.2011.2163556

access: closed

type: Journal Article

metadata version: 2021-03-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LiuHC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LiuHC11
Wenbo Liu, Pingli Huang, Yun Chiu:
A 12-bit, 45-MS/s, 3-mW Redundant Successive-Approximation-Register Analog-to-Digital Converter With Digital Calibration. IEEE J. Solid State Circuits 46(11): 2661-2672 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.