"An Ultra-Low-Voltage 160 MS/s 7 Bit Interpolated Pipeline ADC Using ..."

James Lin et al. (2015)

> Home

Details and statistics

DOI: 10.1109/JSSC.2015.2415472

access: open

type: Journal Article

metadata version: 2024-08-04

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jssc/LinPLMM15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LinPLMM15
James Lin, Daehwa Paik, Seungjong Lee, Masaya Miyahara, Akira Matsuzawa:
An Ultra-Low-Voltage 160 MS/s 7 Bit Interpolated Pipeline ADC Using Dynamic Amplifiers. IEEE J. Solid State Circuits 50(6): 1399-1411 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.