"A 2.5- to 3.5-Gb/s Adaptive FIR Equalizer With Continuous-Time ..."

Xiaofeng Lin et al. (2006)

> Home

Details and statistics

DOI: 10.1109/JSSC.2006.875302

access: closed

type: Journal Article

metadata version: 2025-02-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LinLLL06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LinLLL06
Xiaofeng Lin, Jin Liu, Hoi Lee, Hao Liu:
A 2.5- to 3.5-Gb/s Adaptive FIR Equalizer With Continuous-Time Wide-Bandwidth Delay Line in 0.25-$muhbox m$CMOS. IEEE J. Solid State Circuits 41(8): 1908-1918 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.