"A 160K Gates/4.5 KB SRAM H.264 Video Decoder for HDTV Applications."

Chien-Chang Lin et al. (2007)

> Home

Details and statistics

DOI: 10.1109/JSSC.2006.886537

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LinCCYOTGW07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LinCCYOTGW07
Chien-Chang Lin, Jia-Wei Chen, Hsiu-Cheng Chang, Yao-Chang Yang, Yi-Huan Ou-Yang, Ming-Chih Tsai, Jiun-In Guo, Jinn-Shyan Wang:
A 160K Gates/4.5 KB SRAM H.264 Video Decoder for HDTV Applications. IEEE J. Solid State Circuits 42(1): 170-182 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.