"A 2.08-mW 64.4-dB SNDR 400-MS/s Pipelined- SAR ADC Using Mismatch and PVT ..."

Yong Lim et al. (2024)

> Home

Details and statistics

DOI: 10.1109/JSSC.2024.3471915

access: closed

type: Journal Article

metadata version: 2024-12-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LimLLLOL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LimLLLOL24
Yong Lim, Jaehoon Lee, Jongmi Lee, Kwangmin Lim, Seunghyun Oh, Jongwoo Lee:
A 2.08-mW 64.4-dB SNDR 400-MS/s Pipelined- SAR ADC Using Mismatch and PVT Variation Tolerant Dynamically Biased Ring Amplifier in 8 nm. IEEE J. Solid State Circuits 59(12): 4199-4210 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.