"A 1.7 GHz Fractional-N Frequency Synthesizer Based on a Multiplying ..."

Salvatore Levantino et al. (2015)

> Home

Details and statistics

DOI: 10.1109/JSSC.2015.2473667

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LevantinoMMFSL15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LevantinoMMFSL15
Salvatore Levantino, Giovanni Marucci, Giovanni Marzin, Andrea Fenaroli, Carlo Samori, Andrea L. Lacaita:
A 1.7 GHz Fractional-N Frequency Synthesizer Based on a Multiplying Delay-Locked Loop. IEEE J. Solid State Circuits 50(11): 2678-2691 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.