"An 8T SRAM With On-Chip Dynamic Reliability Management and Two-Phase Write ..."

Zhao Chuan Lee et al. (2019)

> Home

Details and statistics

DOI: 10.1109/JSSC.2019.2905343

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LeeSKK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeeSKK19
Zhao Chuan Lee, M. Sultan M. Siddiqui, Zhi-Hui Kong, Tony Tae-Hyoung Kim:
An 8T SRAM With On-Chip Dynamic Reliability Management and Two-Phase Write Operation in 28-nm FDSOI. IEEE J. Solid State Circuits 54(7): 2091-2101 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.