"A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain ..."

Seon-Kyoo Lee et al. (2011)

> Home

Details and statistics

DOI: 10.1109/JSSC.2010.2102590

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LeePPS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeePPS11
Seon-Kyoo Lee, Seung-Jin Park, Hong-June Park, Jae-Yoon Sim:
A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface. IEEE J. Solid State Circuits 46(3): 651-659 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.