"A 5-Gb/s 0.25-μm CMOS jitter-tolerant variable-interval oversampling ..."

Sang-Hyun Lee et al. (2002)

> Home

Details and statistics

DOI: 10.1109/JSSC.2002.804342

access: closed

type: Journal Article

metadata version: 2022-04-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LeeHCKMLJKPA02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeeHCKMLJKPA02
Sang-Hyun Lee, Moon-Sang Hwang, Youngdon Choi, Sungjoon Kim, Yongsam Moon, Bong-Joon Lee, Deog-Kyoon Jeong, Wonchan Kim, Young-June Park, Gijung Ahn:
A 5-Gb/s 0.25-μm CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit. IEEE J. Solid State Circuits 37(12): 1822-1830 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.