"Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies."

Jri Lee et al. (2015)

> Home

Details and statistics

DOI: 10.1109/JSSC.2015.2433269

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LeeCPCW15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeeCPCW15
Jri Lee, Ping-Chuan Chiang, Pen-Jui Peng, Li-Yang Chen, Chih-Chi Weng:
Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies. IEEE J. Solid State Circuits 50(9): 2061-2073 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.