"Fully Automated Hardware-Driven Clock-Gating Architecture With Complete ..."

Jae-Gon Lee et al. (2023)

> Home

Details and statistics

DOI: 10.1109/JSSC.2022.3219410

access: closed

type: Journal Article

metadata version: 2023-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LeeCJLS23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeeCJLS23
Jae-Gon Lee, Younsik Choi, Hoyeon Jeon, Jong-Jin Lee, Dongsuk Shin:
Fully Automated Hardware-Driven Clock-Gating Architecture With Complete Clock Coverage for 4 nm Exynos Mobile SOC. IEEE J. Solid State Circuits 58(1): 90-101 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.