"Design of a low-power 10 Gb/s Si bipolar 1: 16-demultiplexer IC."

Zhihao Lao, Ulrich Langmann (1996)

> Home

Details and statistics

DOI: 10.1109/4.485875

access: closed

type: Journal Article

metadata version: 2022-07-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LaoL96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LaoL96
Zhihao Lao, Ulrich Langmann:
Design of a low-power 10 Gb/s Si bipolar 1: 16-demultiplexer IC. IEEE J. Solid State Circuits 31(1): 128-131 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.