"Design of 1.28-GB/s high bandwidth 2-Mb SRAM for integrated memory array ..."

Tohru Kimura et al. (1995)

> Home

Details and statistics

DOI: 10.1109/4.387066

access: closed

type: Journal Article

metadata version: 2023-05-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KimuraNAMYFOY95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KimuraNAMYFOY95
Tohru Kimura, Kazuyuki Nakamura, Yoshiharu Aimoto, Takashi Manabe, Nobuyuki Yamashita, Yoshihiro Fujita, Shin'ichiro Okazaki, Masakazu Yamashina:
Design of 1.28-GB/s high bandwidth 2-Mb SRAM for integrated memory array processor applications. IEEE J. Solid State Circuits 30(6): 637-643 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.