"A 9 bit, 1.12 ps Resolution 2.5 b/Stage Pipelined Time-to-Digital ..."

KwangSeok Kim, Wonsik Yu, SeongHwan Cho (2014)

> Home

Details and statistics

DOI: 10.1109/JSSC.2013.2297412

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KimYC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KimYC14
KwangSeok Kim, Wonsik Yu, SeongHwan Cho:
A 9 bit, 1.12 ps Resolution 2.5 b/Stage Pipelined Time-to-Digital Converter in 65 nm CMOS Using Time-Register. IEEE J. Solid State Circuits 49(4): 1007-1016 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.