"An 18.24-Gb/s, 0.93-pJ/bit Receiver With an Input-Level-Sensing CDR Using ..."

Tae-Jin Kim et al. (2022)

> Home

Details and statistics

DOI: 10.1109/JSSC.2021.3140053

access: closed

type: Journal Article

metadata version: 2022-03-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KimPLLC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KimPLLC22
Tae-Jin Kim, Jae-Woo Park, Hyun-Wook Lim, Jae-Youl Lee, Jung-Hoon Chun:
An 18.24-Gb/s, 0.93-pJ/bit Receiver With an Input-Level-Sensing CDR Using Clock-Embedded C-PHY Signaling Over Trio Wires. IEEE J. Solid State Circuits 57(3): 932-941 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.