"A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL."

Sungjoon Kim et al. (1997)

> Home

Details and statistics

DOI: 10.1109/4.568836

access: closed

type: Journal Article

metadata version: 2022-07-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KimLMJCL97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KimLMJCL97
Sungjoon Kim, Kyeongho Lee, Yongsam Moon, Deog-Kyoon Jeong, Yunho Choi, Hyung Kyu Lim:
A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL. IEEE J. Solid State Circuits 32(5): 691-700 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.