"A Low-Jitter 8-GHz RO-Based ADPLL With PVT-Robust Replica-Based Analog ..."

Hyojun Kim et al. (2022)

> Home

Details and statistics

DOI: 10.1109/JSSC.2022.3148174

access: closed

type: Journal Article

metadata version: 2024-08-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KimJKKCJ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KimJKKCJ22
Hyojun Kim, Woosong Jung, Kwandong Kim, Sungwoo Kim, Woo-Seok Choi, Deog-Kyoon Jeong:
A Low-Jitter 8-GHz RO-Based ADPLL With PVT-Robust Replica-Based Analog Closed Loop for Supply Noise Compensation. IEEE J. Solid State Circuits 57(6): 1712-1722 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.