"An FRAM-Based Nonvolatile Logic MCU SoC Exhibiting 100% Digital State ..."

Sudhanshu Khanna et al. (2014)

> Home

Details and statistics

DOI: 10.1109/JSSC.2013.2284367

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KhannaBCSRM14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KhannaBCSRM14
Sudhanshu Khanna, Steven Bartling, Michael Clinton, Scott R. Summerfelt, John A. Rodriguez, Hugh P. McAdams:
An FRAM-Based Nonvolatile Logic MCU SoC Exhibiting 100% Digital State Retention at VDD = 0 V Achieving Zero Leakage With < 400-ns Wakeup Time for ULP Applications. IEEE J. Solid State Circuits 49(1): 95-106 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.