"A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS."

Ron Kapusta et al. (2013)

> Home

Details and statistics

DOI: 10.1109/JSSC.2013.2274113

access: closed

type: Journal Article

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KapustaSDLIZ13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KapustaSDLIZ13
Ron Kapusta, Junhua Shen, Steven Decker, Hongxing Li, Eitake Ibaragi, Haiyang Zhu:
A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS. IEEE J. Solid State Circuits 48(12): 3059-3066 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.