"A 20-MHz Bandwidth Continuous-Time Sigma-Delta Modulator With Jitter ..."

Jun-Gi Jo, Jinho Noh, Changsik Yoo (2011)

> Home

Details and statistics

DOI: 10.1109/JSSC.2011.2164296

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/JoNY11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/JoNY11
Jun-Gi Jo, Jinho Noh, Changsik Yoo:
A 20-MHz Bandwidth Continuous-Time Sigma-Delta Modulator With Jitter Immunity Improved Full Clock Period SCR (FSCR) DAC and High-Speed DWA. IEEE J. Solid State Circuits 46(11): 2469-2477 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.