"A 4-nm 16-Gb/s/pin Single-Ended PAM-4 Parallel Transceiver With ..."

Jahoon Jin et al. (2024)

> Home

Details and statistics

DOI: 10.1109/JSSC.2023.3319637

access: closed

type: Journal Article

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/JinLMJLYLCKHJPKLKK24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/JinLMJLYLCKHJPKLKK24
Jahoon Jin, Soo-Min Lee, Kyunghwan Min, Sodam Ju, Jihoon Lim, Jisu Yook, Jihoon Lee, Hyunsu Chae, Kwonwoo Kang, Yunji Hong, Yeongcheol Jeong, Sungsik Park, Sang-Ho Kim, Jongwoo Lee, Joonsuk Kim, Sung-Ung Kwak:
A 4-nm 16-Gb/s/pin Single-Ended PAM-4 Parallel Transceiver With Switching-Jitter Compensation and Transmitter Optimization. IEEE J. Solid State Circuits 59(1): 184-195 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.