"A Low-Jitter and Compact-Area Fractional-N Digital PLL With Fast ..."

Seheon Jang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/JSSC.2024.3456105

access: closed

type: Journal Article

metadata version: 2024-12-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/JangCPHC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/JangCPHC24
Seheon Jang, Munjae Chae, Hangi Park, Chanwoong Hwang, Jaehyouk Choi:
A Low-Jitter and Compact-Area Fractional-N Digital PLL With Fast Multi-Variable Calibration Using the Recursive Least-Squares Algorithm. IEEE J. Solid State Circuits 59(12): 3884-3897 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.