"Design of high-performance CMOS priority encoders and ..."

Chung-Hsun Huang, Jinn-Shyan Wang, Yan-Chao Huang (2002)

> Home

Details and statistics

DOI: 10.1109/4.974546

access: closed

type: Journal Article

metadata version: 2022-04-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HuangWH02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HuangWH02
Chung-Hsun Huang, Jinn-Shyan Wang, Yan-Chao Huang:
Design of high-performance CMOS priority encoders and incrementer/decrementers using multilevel lookahead and multilevel folding techniques. IEEE J. Solid State Circuits 37(1): 63-76 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.