"An Energy Efficient 32-nm 20-MB Shared On-Die L3 Cache for Intel® ..."

Min Huang et al. (2013)

> Home

Details and statistics

DOI: 10.1109/JSSC.2013.2258815

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HuangMAH13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HuangMAH13
Min Huang, Moty Mehalel, Ramesh Arvapalli, Songnian He:
An Energy Efficient 32-nm 20-MB Shared On-Die L3 Cache for Intel® Xeon® Processor E5 Family. IEEE J. Solid State Circuits 48(8): 1954-1962 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.