"A 32-Unit 240-GHz Heterodyne Receiver Array in 65-nm CMOS With Array-Wide ..."

Zhi Hu, Cheng Wang, Ruonan Han (2019)

> Home

Details and statistics

DOI: 10.1109/JSSC.2019.2893231

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HuWH19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HuWH19
Zhi Hu, Cheng Wang, Ruonan Han:
A 32-Unit 240-GHz Heterodyne Receiver Array in 65-nm CMOS With Array-Wide Phase Locking. IEEE J. Solid State Circuits 54(5): 1216-1227 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.