"A 0.44-fJ/Conversion-Step 11-Bit 600-kS/s SAR ADC With Semi-Resting DAC."

Sung-En Hsieh, Chih-Cheng Hsieh (2018)

> Home

Details and statistics

DOI: 10.1109/JSSC.2018.2847306

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HsiehH18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HsiehH18
Sung-En Hsieh, Chih-Cheng Hsieh:
A 0.44-fJ/Conversion-Step 11-Bit 600-kS/s SAR ADC With Semi-Resting DAC. IEEE J. Solid State Circuits 53(9): 2595-2603 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.