"A 3.12 pJ/bit, 19-27 Gbps Receiver With 2-Tap DFE Embedded Clock and Data ..."

Zheng-Hao Hong, Yao-Chia Liu, Wei-Zen Chen (2015)

> Home

Details and statistics

DOI: 10.1109/JSSC.2015.2475122

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HongLC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HongLC15
Zheng-Hao Hong, Yao-Chia Liu, Wei-Zen Chen:
A 3.12 pJ/bit, 19-27 Gbps Receiver With 2-Tap DFE Embedded Clock and Data Recovery. IEEE J. Solid State Circuits 50(11): 2625-2634 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.