"A 0.8-2 GHz Fully-Integrated QPLL-Timed Direct-RF-Sampling Bandpass ..."

Subhanshu Gupta et al. (2012)

> Home

Details and statistics

DOI: 10.1109/JSSC.2012.2185530

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/GuptaGLRA12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/GuptaGLRA12
Subhanshu Gupta, Daibashish Gangopadhyay, Hasnain Lakdawala, Jacques Christophe Rudell, David J. Allstot:
A 0.8-2 GHz Fully-Integrated QPLL-Timed Direct-RF-Sampling Bandpass ΣΔ ADC in 0.13 µm CMOS. IEEE J. Solid State Circuits 47(5): 1141-1153 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.