"A 2.2 W, 80 MHz superscalar RISC microprocessor."

Gianfranco Gerosa et al. (1994)

> Home

Details and statistics

DOI: 10.1109/4.340417

access: closed

type: Journal Article

metadata version: 2023-05-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/GerosaGDPHASINLEGVK94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/GerosaGDPHASINLEGVK94
Gianfranco Gerosa, Sonya Gary, Carl Dietz, Dac Pham, Kathy Hoover, Jose Alvarez, Hector Sanchez, Pete Ippolito, Tai Ngo, Suzanne Litch, Jim Eno, Jim Golab, Neil Vanderschaaf, Jim Kahle:
A 2.2 W, 80 MHz superscalar RISC microprocessor. IEEE J. Solid State Circuits 29(12): 1440-1454 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.